Sale!

JEDEC JESD8-15A

$31.00

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)
standard by JEDEC Solid State Technology Association, 09/01/2003

Category:

Description

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.

Product Details

Published:
09/01/2003
Number of Pages:
21
File Size:
1 file , 290 KB